You are here

PSoC® 3 Architecture TRM | サイプレス セミコンダクタ

PSoC® 3 Architecture TRM

最終更新日: 
2020年5月28日
バージョン: 
*M

This document encompasses the PSoC® 3 family of devices. In conjunction with the device datasheet, it contains complete and detailed information about how to design with the IP blocks that construct a PSoC 3 device. This document describes the analog and digital architecture, and helps to better understand the features of the device.