You are here

CY7C1518KV18, CY7C1520KV18: 72-Mbit DDR II SRAM Two-Word Burst Architecture | サイプレス セミコンダクタ

CY7C1518KV18, CY7C1520KV18: 72-Mbit DDR II SRAM Two-Word Burst Architecture

最終更新日: 
2018 年 2 月 13 日
バージョン: 
*V

72-Mbit DDR II SRAM Two-Word Burst Architecture

特徴

  • 72-Mbit Density (4M x 18, 2M x 36)
  • 333 MHz Clock for High Bandwidth
  • Two-word Burst for reducing Address Bus Frequency
  • Double Data Rate (DDR) Interfaces (data transferred at 666 MHz) at 333 MHz
  • Two Input Clocks (K and K) for precise DDR Timing
    • SRAM uses rising edges only
  • Two Input Clocks for Output Data (C and C) to minimize Clock Skew and Flight Time mismatches
  • Echo Clocks (CQ and CQ) simplify Data Capture in High Speed Systems
  • Synchronous Internally Self-timed Writes
  • DDR II operates with 1.5 Cycle Read Latency when DOFF is asserted HIGH
  • 詳しくは、PDFをご覧ください。 
     

機能説明

The CY7C1518KV18, and CY7C1520KV18 are 1.8 V synchronous pipelined SRAM equipped with DDR II architecture. The DDR II consists of an SRAM core with advanced synchronous peripheral circuitry and a 1-bit burst counter. Addresses for read and write are latched on alternate rising edges of the input (K) clock.

翻訳版のドキュメントは参照用です。設計開発に携わっている場合には、英語版のドキュメントを参照されることをお勧めします。