You are here

CY7B9930V, CY7B9940V: High Speed Multifrequency PLL Clock Buffer | サイプレス セミコンダクタ

CY7B9930V, CY7B9940V: High Speed Multifrequency PLL Clock Buffer

最終更新日: 
2016 年 11 月 29 日
バージョン: 
*K

High Speed Multifrequency PLL Clock Buffer

特徴

  • 12–100 MHz (CY7B9930V), or 24–200 MHz (CY7B9940V) input/output operation
  • Matched pair output skew < 200 ps
  • Zero input-to-output delay
  • 10 LVTTL 50% duty-cycle outputs capable of driving 50Ω terminated lines
  • Commercial temperature range with eight outputs at 200 MHz
  • Industrial temperature range with eight outputs at 200 MHz
  • 3.3V LVTTL/LV differential (LVPECL), fault-tolerant and hot insertable reference inputs
  • Multiply ratios of (1–6, 8, 10, 12)
  • Operation up to 12x input frequency
  • 詳しくは、PDF をご覧ください。

機能説明

The CY7B9930V and CY7B9940V High-Speed Multifrequency PLL Clock Buffers offer user-selectable control over system clock functions. This multiple output clock driver provides the system integrator with functions necessary to optimize the timing of high performance computer or communication systems.