You are here

CY23S02: Spread Aware™, Frequency Multiplier, and Zero Delay Buffer | サイプレス セミコンダクタ

CY23S02: Spread Aware™, Frequency Multiplier, and Zero Delay Buffer

最終更新日: 
2016 年 6 月 01 日
バージョン: 
*H

Spread Aware™, Frequency Multiplier and Zero Delay Buffer

特徴

  • Spread Aware™—designed to work with SSFTG reference signals
  • 90ps typical jitter OUT2
  • 200ps typical jitter OUT1
  • 65ps typical output-to-output skew
  • 90ps typical propagation delay
  • Voltage range: 3.3V±5%, or 5V±10%
  • Output frequency range: 20MHz-133MHz
  • Two outputs
  • Configuration options allow various multiplication of the reference frequency.
  • Available in 8-pin SOIC package
     

概要

The CY23S02 is a two-output zero delay buffer and frequency multiplier. It provides an external feedback path allowing maximum flexibility when implementing the Zero Delay feature. This is explained further in the sections of this data sheet titled “How to Implement Zero Delay,” and “Inserting Other Devices in Feedback Path.”