You are here

AN90799 - PSoC® 4 Interrupts | サイプレス セミコンダクタ

AN90799 - PSoC® 4 Interrupts

最終更新日: 
2020 年 7 月 02 日
バージョン: 
*E

AN90799 explains the interrupt architecture in PSoC 4 and its configuration in PSoC Creator™. This document serves as a guide in developing interrupt-based projects. Advanced interrupt concepts such as latency, vector selection, interrupt code optimization, and debug techniques are also explained.

はじめに

Interrupts are an important part of any embedded application. They free the CPU from having to continuously poll for the occurrence of a specific event; it notifies the CPU only when that event occurs. In system-on-chip (SoC) architectures such as PSoC, interrupts are frequently used to communicate the status of on-chip peripherals to the CPU.

PSoC 4 Interrupt Architecture

翻訳版のドキュメントは参照用です。設計開発に携わっている場合には、英語版のドキュメントを参照されることをお勧めします。